The device under test is the synchronous RAM, `timescale 1 ns/10 ps module memory(input logic clock , // Clock input logic [7:0] address ,
The device under test is the synchronous RAM, `timescale 1 ns/10 ps module memory(input logic clock , // Clock input logic [7:0] address ,