Category: Verification

Systemverilog verification suite of synchronous RAM along with functional coverage, my v1.0 suite can be found here `timescale 1 ns/10 ps module memory(input logic clock ,

  The device under test is the synchronous RAM, `timescale 1 ns/10 ps module memory(input logic clock , // Clock input logic [7:0] address ,